I. INTRODUCTION
M ASS-PRODUCTION MOSFETs will reach nanometer (sub-10 nm) dimensions near the end of the International Roadmap for Semiconductors (ITRS) [1] . Trapping of a single carrier charge in defect states near the Si/gate dielectric interface and the related local modulation in carrier density and/or mobility [2] , [3] will have a profound effect on the drain and gate current in such devices [4] . Corresponding random telegraph signals (RTSs) with amplitudes as large as 60% have been already observed experimentally [5] . This problem will be exacerbated by the higher defect density in high-dielectric materials, which are expected to replace SiO in the gate stack somewhere between the 65-and 45-nm technology nodes [6] . Current fluctuations on such a scale will become a serious issue, not only as a source of excessive low-frequency (LF) noise in analog and mixed-mode circuits [7] , [8] , but also in dynamic random access memory and static random access memory (SRAM) [9] and other digital applications. Depending on the device geometry, a single or few discrete charges trapped in hot carrier or radiation created defect states will be sufficient to cause significant performance degradation in decananometer and nanometer scale MOSFETs [10] , [11] . Up to now, the three-dimensional (3-D) simulation studies of the effects associated with trapping of a single charge in the channel of decanano MOSFETs and the corresponding RTS amplitudes were carried out under the drift-diffusion (DD) approximation [12] . Such simulations only capture the electrostatic effects that create an inversion layer exclusion region around the trapped charge and reduces the overall current flowing through the device. It is still debatable in the literature as to what extents the electrostatic reduction in the carrier density or the increased scattering in the channel effects the current reduction in response to the charge trapping, thus determining the magnitude of the RTS amplitudes [2] , [3] , [13] .
In this paper, we use Monte Carlo (MC) simulations, which explicitly (ab initio) include Coulomb scattering from discrete charges through the real space trajectories of the carriers, to study the transport effects associated with the scattering from a single electron trapped in -channel nano-MOSFETs. By carefully comparing the MC simulations with DD simulation, we were able to isolate the specific contribution of scattering to the corresponding current reduction. We show that the Coulomb scattering from the trapped electron included in MC simulations plays a very important role, increasing the RTS amplitudes in nano-MOSFETs compared to the results from DD simulations.
II. MC SIMULATION APPROACH
In our MC simulations, similar to others [14] - [17] , the Coulomb scattering from impurities or trapped carriers could be excluded from the conventional scattering rate tables and introduced through the real space trajectories of the electrons in the mesh resolved potential of the corresponding discrete charges, as illustrated in Fig. 1 . In such particle-particle particle-mesh (P M) approaches [18] , the long-range component of the Coulomb interaction and the external driving electric force are properly taken into account through the mesh-based solution of Poisson's equation. However, at short range the mesh force alone underestimates the magnitude of the Coulomb interaction between the scattering centers and an individual carrier [14] , [18] . As a result, the simulated mobility could be significantly overestimated. One common technique used to resolve this problem is the application of a short-range force correction to the mesh force in order to take into account the aliasing in the mesh resolved potential [14] - [16] , [18] . The application of such a force correction allows the full Coulomb interaction to be accurately included in the carrier dynamics through the direct integration of the equations of motion of the individual carriers. However, at short range, the mesh force still contains some fraction of the Coulomb interaction force, which is dependent upon the mesh size. Therefore, a direct molecular-dynamics-like evaluation of the force within some predefined radius would be erroneous. In order to avoid double counting of the mesh force contribution to the Coulomb interaction between the scattering center and the carrier at short range, the difference between the mesh resolved and the real Coulomb force should be evaluated and removed in the correction process. The use of an analytical approximation to the mesh force [16] , [18] allows the application of a nonuniform rectilinear mesh that provides a high degree of flexibility for the corresponding simulators, but is computationally intensive. Similar to [14] and [15] , we evaluate the mesh force through the mesh solution of the Poisson equation for a single charge.
Furthermore, correcting to match the Coulomb force very close to the localized charge is unphysical and has a disastrous effect in the simulations due to the large magnitude, rate of change, and discontinuity at the origin. Inaccurate integration in the corresponding strong field leads to artificial numeric heating of the carriers [19] , [20] . A modification to the short-range field is required to restrict the magnitude of the force and eliminate this heating. Investigation into suitable forms of the short-range force have been reported and indicate that a field that reaches a maximum value at some cutoff radius, and thereafter decreases to zero at the location of a point charge, yields physical results [19] . Selection of this cutoff radius is based on the physical nature of the system where it is assume that the electric field associated with a single donor reaches a maximum at the ground state radius in the hydrogenic donor model. In silicon, this results in a cutoff radius equal to 2 nm being employed. An analytical model that reproduces these characteristics and matches the long-range Coulomb law is used for the short-range field , and is given by (1) where is the cutoff radius. This is plotted along with the force interpolated from the mesh-based solution for a single charge in Fig. 2 . Investigation of artificial heating using this analytic form with various values of the cutoff radius can be found in [20] . This full Coulomb interaction is used to determine the net force acting on each particle, which are then propagated using the velocity Verlet algorithm in time steps of 0.1 fs. The described ab initio approach for introducing Coulomb scattering in our MC simulator has been tested by simulating the concentration-dependent bulk electron mobility in silicon using ab initio Coulomb scattering from random discrete donors in sufficiently large self-averaging volumes. These consist of self-consistent ensemble MC simulations performed over a wide range of doping concentrations following the methodology presented in [16] . The simulation results illustrated in Fig. 3 are in excellent agreement with the corresponding experimental data validating our approach.
III. SIMULATION METHODOLOGY
In order to study the impact of scattering on the current reduction associated with the trapping of a single electron at the Si/SiO2 interface, we have simulated three -channel MOSFETs with 30-, 20-, and 10-nm square channels using both 3-D DD simulations and MC simulations featuring ab initio Coulomb scattering. Each device has a simple structure and is well scaled to achieve good electrostatic integrity. The basic device parameters are given in Table I . A single negative charge, which represents a trapped electron, is placed in the center of the square channel at the Si/SiO interface where its electrostatic impact on the current flow in the channel at low drain voltage is most pronounced [12] . Apart from this, continuous doping is introduced in the channel and in the source/drain regions. Only the Coulomb scattering from the trapped electron is ab initio included in the MC simulations using the P M technique described in Section II. Conventional ionized impurity scattering rates are used to represent the scattering associated with the continuous doping in the channel and source/drain regions.
The simulations are carried out at a low drain bias of 50 mV for all devices in order to minimize nonequilibrium transport and allow a fair comparison between DD and MC results. In this case, there is little difference in the resulting self-consistent potential distributions between the two simulation techniques. Therefore, in order to reduce simulation times, we perform MC simulation in the frozen field obtained from the self-consistent DD solution. The DD simulations employed concentration-dependant mobility, consistent with the mobility obtained using the impurity scattering rates in the MC module. The MC employs spherical nonparabolic band approximations. In all simulations, Poisson's equation is solved on a uniform mesh with mesh spacing of 1 nm. Since the MC simulations are not self-consistent, the Coulomb potential of the individual carriers remains unresolved and the carrier-carrier interactions are excluded. Short-range force corrections are only applied to carriers in the vicinity of the trapped charge. The frozen-field approximation is validated by comparing results obtained using self-consistent DD and frozen-field MC simulation techniques. The gate voltage dependence of the drain current for the 30-nm MOSFET obtained from self-consistent DD and corresponding frozen-field MC simulations is illustrated in Fig. 4 . There is an excellent agreement between the DD and MC results with the frozen-field MC delivering typically few percent higher current. Comparisons for the 20-and 10-nm device show agreement to within a few percent at high gate voltages, but somewhat larger disagreement at low gate voltages. This is related to a significant carrier heating in these very short devices even at 50-mV drain voltage, particularly at low gate voltage, which cannot be captured in the DD simulations. From these results, it is clear that the frozen-field approximation deliver sufficient accuracy to allow a fair comparison between the DD and MC simulations, particularly at high gate voltage.
In order to conduct the study for each device, we calculate the drain current over a range of gate voltages, with and without a single trapped charge present, using both self-consistent DD simulations and frozen-field MC simulations in the corresponding DD potential distribution. For the two simulation techniques, the percentage reduction in current due to the trapped charge is than evaluated, plotted as a function of the gate voltage, compared, and analyzed.
IV. RESULTS AND DISCUSSION
The self-consistent DD simulations with and without the trapped charge precede the frozen-field MC simulations. The DD simulations, with mobility not affected by the trapped charge, account only for the electrostatic reduction in the channel carrier density around the trapped charge, as illustrated in Fig. 5 . This simply increases the resistance of the channel by the exclusion of a circular part of the inversion layer around the trapped electron and reduces the current [12] . As illustrated in Fig. 6 , at low gate voltages in the subthreshold region, the inversion layer density is low and cannot efficiently screen the trapped charge, resulting in a large charge exclusion region and, correspondingly, a large reduction in current. At higher gate voltages in strong inversion condition, the increased screening from the high density of carriers in the inversion layer reduces the radius of the exclusion region surrounding the trapped charge, which decreases the current reduction. The effect of screening is a dramatic reduction of the RTS amplitude, which, for example, in the 30 30 nm MOSFET drops from 18% in the subthreshold region to 1% in strong inversion.
The frozen-field MC simulations follow the DD simulations using, for each device and each bias point, the potential distribu- tions obtained from the DD simulations. The particles in the MC simulations are also initiated accordingly to the electron density obtained from the DD simulations. Unfortunately the MC approach is very inefficient in the subthreshold regime where the channel carrier density is very low, requiring excessively large simulation times in order to accumulate sufficient statistic allowing reliable evaluation of the current. Therefore, we restrict the MC simulations in the gate voltage range from 0.4 to 1.0 V. In the MC simulations, similar to the DD simulations, the inclusion of the trapped electron results in reduction of the drain current, as also illustrated in Fig. 6 . The same dependence on gate voltage is observed, with less change at higher gate voltages due to greater screening of the charge. However, the corresponding percentage reduction in the drain current, which, in this case, is due to both electrostatic exclusion and scattering from the screened Coulomb potential of the trapped electron, is larger compared to the DD results. At high gate voltage of 1 V, for example, the DD simulations give approximately 1% reduction in the drain current, while the MC simulations give nearly 3% reduction. At lower gate voltage of 0.4 V, the corresponding percentage reduction in current is approximately 7% and 13%, respectively. This gives a clear indication for the relative importance of the electrostatic exclusion and the scattering at different gate voltages and corresponding inversion layer conditions. At gate voltage of 0.4 V, which is close to threshold, the DD results account for a large fraction of the reduction in current observed in the MC simulations, indicating that the electrostatic inversion layer exclusion induced by the trapped charge plays a dominant role. At gate voltage of 1 V, which corresponds to strong inversion, the scattering from the screened Coulomb potential dominates and cannot be ignored.
The influence of the charge on the carrier velocity is clearly seen in Fig. 7 , which maps the velocity distribution in the 30 30 nm MOSFET at three different gate voltages. In all cases, the region in which the velocity is reduced extends from the source to the drain of the transistor, as also illustrated in Fig. 8 , which compares the velocity distributions with and without trapped charge along a line extending from the source to the drain and crossing the position of the trapped charge. The effect of scattering is more localized at higher gate voltages, but in this case, the area in which the velocity is affected is much larger compared with the electrostatic charge exclusion region, which explains the very large relative contribution of the scattering to the current reduction (around three times) in this case.
The simulations results of the 20 20 nm and 10 10 nm MOSFETs, illustrated in Figs. 9 and 10, respectively, show qualitatively similar trends to that of the 30 30 nm device, but show progressively higher percentage reduction in current. It is worth noting that in the case of the 10 10 nm MOSFET, the overall drive current reduction associated with the trapping of a single electron is between 20%-10% at the expected supply voltages, in the range of 0.6-0.8 V, for the corresponding technology node.
V. CONCLUSION
We have calculated the RTS amplitudes for three nano-MOSFETs using both self-consistent DD and frozen-field MC simulation, which at low drain voltage give very close results in the case of continuous doping without trapped charge. For the whole range of applied gate voltages, the MC simulations deliver larger reduction in the current as a result of a single electron trapping in the middle of the channel compared to the DD simulations. This highlights the important role of the scattering in the correct simulation of the effect of single charge trapping. The discrepancy between the DD and MC simulations increases from 30% to 50% near threshold to several times in strong inversion indicating that the electrostatic influence of the trapped charge is primarily responsible for the reduction in current at low gate bias, while additional scattering is the dominant mechanism at high gate bias. The simulations indicate that the overall reduction of the drive current of a 10 10 nm MOSFET as a result of only one electron trapping can reach more than 20%.
